

Makoto MATSUSHIMA, S.N. 10/695,839
Page 2

Dkt. 2271/71352

Listing of Claims

The following listing of claims will replace all prior versions, and listings, of claims in the subject application:

1. (original) A PWM signal generating circuit comprising:

a first counter circuit periodically changing a PWM signal output therefrom into an active state; and

a second counter circuit changing the PWM signal, which has been changed into the active state by said first counter circuit, into an inactive state within each cycle,

wherein said second counter circuit increases and decreases an active-to-inactive time period from a time when the PWM signal is changed into the active state to a time when the PWM signal is changed into the inactive state.

2. (currently amended) The PWM signal generating circuit as claimed in claim 1, wherein ~~the PWM signal circuit consists of a plurality of circuit elements each of~~ [[which]] said first counter circuit and said second counter circuit outputs a digital signal.

3. (original) The PWM signal generating circuit as claimed in claim 1, further comprising a first specifying circuit that specifies an upper limit value and a lower limit value, wherein said second counter circuit changes the active-to-inactive time period periodically within a range between the upper limit value and the lower limit value.

Makoto MATSUSHIMA, S.N. 10/695,839
Page 3

Dkt. 2271/71352

4. (original) The PWM signal generating circuit as claimed in claim 3, further comprising a second specifying circuit that specifies a first schedule time and a second schedule time, wherein said second counter circuit starts to decrease the active-to-inactive time period after the active-to-inactive time period reaches the upper limit value and the first schedule time has elapsed, and said second counter circuit increases the active-to-inactive time period after the active-to-inactive time period reaches the lower limit value and the second schedule time has elapsed.

5. (original) A method of generating a PWM signal, comprising the steps of:
periodically changing the PWM signal into an active state; and
changing the PWM signal, which has been changed into the active state, into an inactive state within each cycle, while changing an active-to-inactive time period from a time when the PWM signal is changed into the active state to a time when the PWM signal is changed into the inactive state.

6. (original) The method as claimed in claim 5, wherein said step of changing includes changing the active-to-inactive time period periodically within a range between an upper limit value and a lower limit value.

7. (original) The method as claimed in claim 6, wherein said step of changing includes decreasing the active-to-inactive time period after the active-to-inactive time period reaches the

Makoto MATSUSHIMA, S.N. 10/695,839
Page 4

Dkt. 2271/71352

upper limit value and the first schedule time has elapsed, and increasing the active-to-inactive time period after the active-to-inactive time period reaches the lower limit value and the second schedule time has elapsed.

8. (original) A PWM signal generating circuit comprising:

first counter means for periodically changing a PWM signal output therefrom into an active state; and

second counter means for changing the PWM signal, which has been changed into the active state by said first counter means, into an inactive state within each cycle,

wherein said second counter means increases and decreases an active-to-inactive time period from a time when the PWM signal is changed into the active state to a time when the PWM signal is changed into the inactive state.

9. (currently amended) The PWM signal generating circuit as claimed in claim 8, wherein ~~the PWM signal generating circuit consists of a plurality of circuit elements each of~~ [[which]] said first counter circuit and said second counter circuit outputs a digital signal.

10. (original) The PWM signal generating circuit as claimed in claim 8, further comprising first specifying means for specifying an upper limit value and a lower limit value, wherein said second counter means changes the active-to-inactive time period periodically within a range between the upper limit value and the lower limit value.

Makoto MATSUSHIMA, S.N. 10/695,839
Page 5

Dkt. 2271/71352

11. (original) The PWM signal generating circuit as claimed in claim 10, further comprising second specifying means for specifying a first schedule time and a second schedule time, wherein said second counter means starts to decrease the active-to-inactive time period after the active-to-inactive time period reaches the upper limit value and the first schedule time has elapsed, and said second counter means increases the active-to-inactive time period after the active-to-inactive time period reaches the lower limit value and the second schedule time has elapsed.

12. (new) The PWM signal generating circuit as claimed in claim 1, wherein said second counter circuit increases or decreases the time period between (i) the time when the PWM signal is changed into the active state and (ii) the time when the PWM signal is changed into the inactive state, at a predetermined rate in a predetermined period.